I. INTRODUCTION
In current scenario most of the System on Chip (SoC)s are synchronous and operates at a single clock frequency or its derivative. In synchronous processors more than 40% of the power is consumed by clock, it is used to synchronize the different modules in MP-SoC environment. The complexity of clock routing to various modules is increasing due to clock skew issues. Major challenges in such designs are clock distribution, timing closure, scaling up of clock frequencies, power consumption, and reusability. As the trend for smaller feature and higher speed continue, clock management and power dissipation increases affecting design performance. The power inefficiencies of clocked circuit's are emerging as the dominant factor hindering increased performance. The elimination of the clock results in reduced die size as well as reduced design complexity.
The delay-insensitive (DI) asynchronous modules/ cores have a number of advantages, especially in SoC, including reduced crosstalk between analog and digital circuits, ease of integrating multi-rate circuits, and ease of component reuse.
In asynchronous designs synchronization is performed through request and acknowledge lines, rather than Manuscript received July 25, 2014; revised October 29, 2014. through global clock. So that, modules can communicates using asynchronous handshake protocols. The number of handshake components determines the system complexity. In future, complex SoC designs will be predominantly asynchronous as predicted by ITRS 2011; the asynchronous part being driven by handshake Signals.
It is extremely important for designers to introduce asynchronous paradigms to make them more marketable and more prepared for the challenges faced by the digital design community in the years to come. Currently, companies such as ARM, Phillips, Intel, and others are incorporating asynchronous logic into some of their products using their own proprietary tools. ITRS Roadmap 2011 also reports that numbers of asynchronous blocks are going to be more compared to that of synchronous blocks in any complicated SoC. The advantages of pipelined architecture are small area, high data throughput and a simple control unit. The drawbacks associated with fully asynchronous design style can be overcome by adopting a globally asynchronous and locally synchronous design methodology.
In any Digital Signal Processing [DSP] application scenario, the design of optimized FFT processor is a scope of implementation. Fast Fourier Transform (FFT) is one of the most important algorithms in DSP [1] . For enhancing signal quality FFT algorithm is one of the basic block in DSP Processor and widely used in various areas like image and speech processing, medical electronics, telecommunication There are several other methods to calculate the Discrete Fourier transforms (DFT), but FFT is the most popular, efficient and fast method for calculating a DFT. Generally FFT is implemented as a synchronous design. It is proposed to design a FFT core as a reusable and ready to integrate block using GALS architecture [2] , [3] . In any FFT synchronous design, delay is added between two blocks inside the radix-2 and also between each radix-2 butterfly stage. This increases the latency between the input and output frames. The problem associated with this method is extra hardware for clock distribution which in turn increases the die size and power consumption. This problem can be solved in three ways. The first way is to change the control unit. The second way is to design fully asynchronous structure. The third way is to create Globally Asynchronous and Locally Synchronous (GALS) FFT Architecture. The first option of keeping the architecture completely synchronous increases the design latency. The second option will have more complex control systems and results in a system that is harder to design and understand. The third option will have slightly different control system compared to synchronous structure but it improves the design latency and reduces the power consumption. These advantages of GALS structure inspired to design a GALS based 2D FFT Processor. The input and output buffer blocks works at clk1 frequency and FFT computation block works at clk2 frequency. The communication between two different clock domains is performed using asynchronous handshaking protocol. The asynchronous handshaking protocol implemented in this paper is Sutherland's 2-phase Micro-pipeline. This protocol uses Capture pass element and a Muller c element.
The design implementations of each block are given below:
The data is stored in this FIFO which is later fed to FFT processor for computation. Since it is an 8-point FFT processor, it has sixteen inputs (real and imaginary part of each pixel value). It has been used 24-bit to represent each real and imaginary part of the value. If all the 8-points input values are provided simultaneously, the processor must need 8x24x2=384 pins to load all inputs. So, Serial to Parallel FIFO is used, which takes 24-bit data at every clock cycle and loads the data to the processor in 16 clock cycles. The GALS based 2D FFT processor: FFT computational block is the heart of FFT processor. This block receives input data from the input buffer and sends the computed data to the output buffer. It has (8x2x24=384 bits) input lines and (8x2x24=384 bits) output lines. It contains 3 radix stages. Each radix stage is consisting of four butterflies which are computed simultaneously. The equations used for radix-2 butterfly computation are:
where, A and B are the complex numbers, ω is the twiddle factor. The radix-2 butterfly structure of Decimation in Time (DIT) FFT computation is illustrated in Fig. 3 . Equation (1) and (2) can be represented into real and imaginary components as shown:
2 = ( − ( − )) + ( − ( + )) (8) Equation (7) and (8) can be implemented by signed complex multiplier and adders.
Implementation of 1-D FFT computational block: Architecture of radix-2 butterfly is shown in Fig. 4 The asynchronous protocol used in this processor is 2-phase handshaking. In 2-phase handshaking it requires 2 transitions to complete one transition. As seen in Fig. 5 the request signal is from transmitter to receiver, and the acknowledge signal is from receiver to the sender.
In 2-phase protocol initially both request and acknowledge signals are assumed to be in reset condition, a transition on the request signal indicates that the data is ready and the same transition on the acknowledge signal indicates that the data is captured. 2-phase handshaking is also referred as Micro Pipeline. This pipeline is chosen because of its simplicity. To design its control and data latches, it has few complex signals [1] . The control consists of only a two input AND gate and Muller-c elements as shown in Fig. 6 .
Initially all the requests and acknowledges are in the reset state. A transition on the req 0 produces a same transition on the ack 1 after one gate delay. The req 0 is delayed and applied to the second stage as req1; the delay depends on the worst case combinational delay of that stage. One of the inputs of the Muller C-elements is inverted, so a logical level transition from zero to one on the input request line will fire the first Muller C-element. Figure 6 . Sutherland's micro pipeline [6] Then the first latch becomes opaque and captures a new data value. A delayed event will then appear at the Capture done (Cd) pin of the latch which will send acknowledgment to original request and also fire the next C-element. The second latch responds this action by moving into an opaque state which followed by a delayed event on its Capture done (Cd) line. A delayed event on "Cd" of the second latch will cause event on Pass (P) of the first latch, which turns it in to transparent mode and also at the same time it fires a third Muller C-element.
The request control signal continues to propagate down to the Micro pipeline structure with the data until an event occur on output request line at the opposite end which results in the fourth latch being opaque. Since the first output request was never acknowledged, additional requests on the input request line will eventually fill the FIFO.
Output buffer: It is a parallel input and serial data(24 bits) output buffer, which takes all the input bits (384 bits) at same time and generates one 24 bits output at every clock cycle. This block contains (2x8=16, 24 bits) input lines [Data-In] The output from the FFT computational block is stored in the output buffer. When Rd_En is high, output buffer sends out each 24 bit data stored at every clock cycle. For the 8-point FFT, output buffer takes 16-clock cycles to send out all the data stored. Fig. 7 depicts the block diagram of the output buffer block. 
III. RESULTS AND DICUSSION
Both the Asynchronous and Synchronous 2D FFT Processor are coded in Verilog [7] and simulated to check the functionality using NCSIM simulator fro Cadence. The synthesis reports for Power and area are taken from Cadence Encounter Tool and RTL Complier to do performance.
A. Simulation Results of Input Buffer
The Fig. 8 shows the simulation of Input Buffer. It is seen that the inputs are sequentially coming into it and after all the inputs are stored, the buff_full signal goes high and all the inputs are sent on the 384 output lines at once. 
A. Timing
Timing of the Micro pipelined GALS architecture has been reduced by 39.99% when compared to the Synchronous architecture. Table I shows the comparison.
B. Power
Power of the Micro pipelined GALS architecture has been reduced by 78.22% when compared to the Synchronous architecture which is depicted in Table II .
C. Area
Area of the Micro pipelined GALS architecture has been increased by 31.87% when compared to the Synchronous architecture. This trade is affordable if speed and power optimization is the main criteria. 
V. CONCLUSION
As the need for faster and low power digital signal processing product growing, the need of the faster FFT processor increases. A lot of research has been done to design low latency FFT processor, while keeping area reasonable. The synchronous FFT processor has many difficult challenges to overcome in terms of latency, clock skew and power. These challenges have made an asynchronous FFT processor design an increasingly practical alternative. But fully asynchronous design is difficult to design, test and also require more area for designing control circuit. GALS FFT Processor is faster than existing FFT processor. In this paper it has been shown that competitive results are achieved. The delay of proposed 2-phase handshaking protocol depends upon operating speed of the combinational logic.
It is seen that the timing of our proposed design is reduced by 39.99% when compared to Synchronous design. Similarly power also reduces by 78.22%. But the area of the GALS architecture is increased by 31.87%.
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